Hardware

TeraBox High Performance Reconfigurable Computing Platform

BittWare’s TeraBox is an ultra high-performance FPGA platform ideal for network/packet processing and high performance computing (HPC) applications. Featuring up to sixteen of the largest Altera Arria® 10 or Stratix® V Family FPGAs, the TeraBox offers 24 TeraFLOPS of processing power, along with 6.5 Terabits/sec of memory bandwidth and 1.28 Terabits/sec of I/O – all in a turnkey rackmount solution. The system arrives tested and configured, and includes complete development software support with BittWare’s BittWorks II Toolkit, allowing users to immediately focus on developing their specific application.

4U Server System

  • 4U 17” rackmount chassis
  • 2+1 redundant power supply
  • Supports up to 8 double-wide Gen3 x16 boards or 16 single-wide
  • Dual Intel Xeon (Ivy Bridge) processor CPU with up to 12 cores each
  • Up to 768 GBytes system memory

5U Industrial System

  • 5U 19” rackmount chassis
  • N+1 redundant power supply
  • Supports up to 8 double-wide Gen2 x16 boards, or 16 single-wide (Gen3 x16 available soon)
  • 3.4GHz Xeon processor SBC (other SBC options available)
  • Front access hard disk drive carriers and DVD media bay
  • High CFM fan with controller

5U PCIe Expansion System

  • PCIe Gen2 expansion system
  • 5U 19” rackmount chassis
  • N+1 redundant power supply
  • Supports up to 8 double-wide Gen2 x16 boards or 16 single-wide
  • 80 Gb/s host bus-to-expansion systems bandwidth
  • One or three meter expansion cable

BittWare Arria 10 PCIe Boards

  • A10PL4: Arria 10 GT/GX low profile PCIe card with dual QSFP+ and DDR3
  • A10P3S: Arria 10 GT/GX/SX 3/4-length PCIe card with quad QSFP+, DDR4, QDR-IV

BittWare Stratix V PCIe Boards

  • S5PE-DS: Dual Stratix V GX/GS x16 PCIe card with quad QSFP+ and DDR3, QDRII+, or RLDRAM3

Development Tools

  • BittWorks II Toolkit – host, command, and debug tools for BittWare hardware
  • FPGA Development Kit – FPGA board support IP and integration
  • Altera Quartus II – tools for Stratix V FPGAs

ds_popup_1